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ABSTRACT 
A vertical transistor based on a double gated, atomically thin heterojunction is theoretically 
examined. Both p-type and n-type transistor operations can be conveniently achieved by using 
one of the two gates as the switching gate. The transistor shows excellent saturation of output I-
V characteristics due to drain-induced depletion and lack of tunneling barrier layers. The 
subthreshold slope could be below the thermionic limit due to band filtering as the switching 
mechanism. The atomically thin vertical PN heterojunction can be electrostatically modulated 
from a type II heterojunction to a broken bandgap alignment, which is preferred for maximizing 
the on-current.  
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Two-dimensional (2D) layered dichalcogenide materials, which offer a bandgap that is absent 
in graphene, have attracted extensive research interest for potential electronic device 
applications[1]. Vertical tunneling field effect transistors (FETs), which uses graphene as the 
source and drain contacts, and sandwiched BN or 2D dichacolgenide layers as the tunneling 
barrier, have been experimentally fabricated and theoretically examined [2-6]. Several orders of 
magnitude in on-off current ratio have been achieved. The on-current, however, is limited by the 
tunneling barrier and the output I-V characteristic lacks a saturation region [2], which is a 
necessary requirement for many digital and analog circuit applications.  On the other hand, 
atomically thin PN heterojunctions between monolayer dichacolgenide materials have been 
experimentally demonstrated, which show rectifying I-V characteristics and photocurrent 
modulated by a gate bias [7].  Recently, two-dimensional heterojunction interlayer tunneling 
FETs have been theoretically examined [8], and a study on their transfer characteristics 
suggested that this tunneling FETs could achieve ultrasteep subthreshold slope. 
In this work, we theoretically model a vertical FET formed with a heterojunction between a 
monolayer N type and P type 2D material modulated by double gates. The output characteristics 
of the heterojunction FETs show excellent saturation due to drain induced depletion. 
Furthermore, without any tunneling barrier layer between the N type and P type materials, the 
transistor is expected to deliver a larger on-current compared to those with tunneling barrier 
layers. Both P type and N type operations of the transistor, which are crucial for potential CMOS 
and analogue applications of the device, can be achieved by properly choosing a switching gate. 
Electrostatic modulation of atomically thin PN heterojunctions is also studied. 
The modeled device structure is shown in Fig. 1. The atomically thin heterojunction is 
formed between WTe2 and MoS2 monolayers, which are modulated by top and bottom gates with 
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a gate insulator thickness of tox=3nm and dielectric constant of κ=20. The affinity and bandgap 
of monolayer MX2 dichacolgenide materials have been studied before. As shown in Fig. 1(b), the 
band alignment in the absence of gating is determined according to the ab intio simulation results 
reported in Ref. [9], and the qualitative conclusions are insensitive to the uncertainty of the 
equilibrium band alignment. We focus our attention on the intrinsic properties of the vertical 
field-effect transistor (FET) formed by the double gated monolayer heterojunction, and assume 
that the MoS2 and WTe2 out of the gating region are sufficiently heavily doped [10, 11], so that 
the extension regions do not play a role in intrinsic vertical transistor switching. 
Self-consistent electrostatics plays an important role in transistor characteristics. In this work, 
the carrier statistics equations in WTe2 and MoS2 monolayers with Fermi levels split by the 
applied voltage are solved self-consistently with Poisson equation in the form of a capacitance 
model. The approach of calculating the self-consistent electrostatic potential is same as what was 
described before in vertical tunneling transistors [5]. After the self-consistent electrostatic 
potential is obtained, the source-drain current is computed as the interlayer current by using the 
Landauer-Buttiker formula [12], 
ܫ = ௚ೞ௘௛ ∑ ׬݀ܧ ∙ ௧ܶ௕(ܧ)ሾ ௧݂(ܧ) − ௕݂(ܧ)ሿ௞೟,௞್ , (1) 
where gs is the spin degeneracy factor, ௧݂,௕(ܧ) is the Fermi Dirac distribution function, and 
௧ܶ௕(ܧ) is the interlayer transmission between the wave state with a wave vectors of ሬ݇Ԧ௧ in the top 
layer and that in the bottom layer with a wave vector of ሬ݇Ԧ௕. The interlayer transmission can be 
computed as follows if the interlayer coupling is weak compared to intralayer binding [13], 
௧ܶ௕(ܧ) = ܣ௧(ܧ)ܯ௧௕ܣ௕(ܧ)ܯ௧௕ற ,  (2) 
4 
 
where ܯ௧௕ is the matrix element of the scattering potential between the wave states. The spectral 
function is  
ܣ௧,௕(ܧ) = 2ߨߜൣܧ − ܧ௧,௕൫ሬ݇Ԧ௧,௕൯൧, (3) 
where ܧ௧,௕൫ሬ݇Ԧ௧,௕൯ is the E-k relation of the top and bottom layer. Integrating Eq. (1) over energy 
results in the following expression [8, 14], 
ܫ = ଶగ௚ೞ௘ℏ ∑ |ܯ௧௕|ଶሾ ௧݂(ܧ௧) − ௕݂(ܧ௕)ሿߜ(ܧ௧ − ܧ௕)௞೟,௞್ , (4) 
and the current density is 
ܬ = ଶగ௚ೞ௘ℏ ׬
ௗ௞೟మ
(ଶగ)మ ׬
ௗ௞మ್
(ଶగ)మ |ܯ௧௕|ଶܵሾ ௧݂(ܧ௧) − ௕݂(ܧ௕)ሿߜ(ܧ௧ − ܧ௕), (5) 
where S is the area of the monolayer heterojunction. The following argument can be made on 
why the current density J is independent of area S. With one interlayer scatterer, the potential 
matrix element scales as 1/ܵ. In the presence of N uncorrelated scatterers, |ܯ௧௕|ଶܵ scales as 
ே
ௌ = ݊ூ, where ݊ூ is the area density of interlayer scatterers. |ܯ௧௕|ଶܵ, therefore, is independent of 
the area ܵ and is proportional to ݊ூ.  
Interlayer scattering events play an important role in conserving momentum and energy in 
interlayer transport. The exact mechanisms of interlayer scattering are unclear, which could be 
sample-dependent and due to charge impurities, disorders and etc. The uncertainty hinders first 
principle calculation of the matrix element ܯ௧௕ , which can be a fitting parameter from 
experimental data. Approximations, however, can be made on the matrix element to facilitate 
study of the device characteristics. If the in-plane component of the interlayer scattering potential 
is a short range potential and can be approximated by a delta function, its Fourier component is 
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wave vector independent, |ܯ௧௕|ଶܵ = ܯ଴ଶܵ . In this case, Eq. (5) can be simplified to a form 
proportional to the product of density of states (DOS) [2, 3], 
ܬ = ଶగ௚ೞ௘ℏ ׬ ݀ܧ ∙ ܦ௧(ܧ)ܦ௕(ܧ)|ܯ଴|ଶܵሾ ௧݂(ܧ) − ௕݂(ܧ)ሿ, (6) 
where ܦ௧,௕(ܧ) is the DOS of the top and bottom layer without spin degeneracy. The current 
density can also be expressed as, 
ܬ = ݃௦݁ ׬ ݀ܧ ஽೟(್)(ா)ఛ೟(್) ሾ ௧݂(ܧ) − ௕݂(ܧ)ሿ, (7) 
where the interlayer transport rates of the carriers τt(b) in the top (bottom) layer is determined by 
an expression like the Fermi's golden rule, 
ଵ
ఛ೟(್) =
ଶగ
ℏ ܦ௕(௧)(ܧ)ܯ଴ଶܵ. (8) 
Furthermore, to examine the effect of wavevector dependent interlayer scattering potential, the 
matrix element in the form of [8] 
|ܯ௧௕|ଶܵ = |ܯ଴଴|ଶ గ௅಴
మ
൫ଵା|௤ሬԦ|మ௅಴మ/ଶ൯
య/మ,  (9) 
is used in the calculation of current in Eqs. (1) and (2), where ܯ଴଴ is a constant in the unit of eV, 
the wavevector ݍԦ = ሬ݇Ԧ௧ − ሬ݇Ԧ௕, and ܮ஼ is a parameter in the unit of length. 
The spectral function in Eq. (3) is under the approximation of no broadening, which requires 
high quality of semiconductors and weak interlayer coupling. Introducing a finite broadening ߟ 
results in the following expression, 
ܣ௧,௕(ܧ) = 2ܫ݉ ൬ ଵாିா೟,್൫௞ሬԦ೟,್൯ା௜ఎ೟,್൰, (10) 
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which leads to bandgap states and describes the finite carrier lifetime due to interlayer 
coupling and disorder scattering. The impact on I-V characteristics can be assessed by using Eq. 
(9) in the calculation of current. 
In order to understand the switching mechanism of the vertical monolayer heterojunction 
FET, we first examine the band profiles at the off and on states, as shown in Fig. 2. The top gate 
voltage is fixed at VTG=-0.5 V, which results in p-type electrostatic doping of the WTe2 and the 
Fermi level of the top layer EFt below the valence band of WTe2. At a low bottom gate voltage of 
VBG=0V, the carrier density in the MoS2 layer is low, and the Fermi levels of both the top and 
bottom layers, EFt and EFb, are in the bandgap of MoS2, and the source-drain current is blocked 
by the MoS2 bandgap. As the bottom gate voltage increases, the conduction band edge of MoS2 
moves below the valence band edge and the Fermi level of WTe2, which results in an on state as 
shown in Fig. 2b. This band filtering mechanism is responsible for the switching of the vertical 
monolayer heterojunction FET. 
The switching mechanism above shares similarity with the band-to-band tunneling FETs, 
which can offer ultrasteep subthreshold slope below the thermionic limit of 60mV/dec at room 
temperature[15]. Important difference, however, exists. Both the n-type and p-type 
semiconductor layers in the heterojuction FET are only monolayer thick, which enables effective 
electrostatic modulation of the heterojunction interface. The top and bottom gates directly 
modulate all atoms at the interface which provides advantages in terms of device operation. For 
example, the on-current of a band-to-band tunneling FET is often limited by band-to-band 
tunneling, and a broken bandgap heterojunction is preferred but difficult to achieve. For the 
vertical monolayer heterojunction FET, electrostatic modulation of the heterojunction interface 
can be so effective that the interface can be modulated from a type II heterojunction at the off 
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state to a broken bandgap heterojunction at the on state, as shown in Fig. 2(b), which is preferred 
for maximizing the on-current. 
The switching I-V characteristics of the vertical heterojunction FETs are shown in Fig. 3. By 
fixing the bottom gate voltage to electrostatically dope the MoS2 layer to n-type, p-type transistor 
switching is achieved by using the top gate as the switching gate. On the other hand, by using the 
bottom gate as the switching gate, n-type switching is achieved. Both n-type and p-type transistor 
characteristics, which are crucial for CMOS applications, can be conveniently achieved by 
choosing one of the two gates as the switching gate. Figure 3 also shows that due to the 
switching mechanism of band filtering, the subthreshold slope could be very steep and is limited 
by bandgap states, as discussed before in 2D semiconductor interlayer tunneling FETs [8]. 
The minimal leakage current shows different trends for p-type operation and n-type operation 
due to the following reason. The minimal leakage current is limited by thermionic emission in 
the conduction band of WTe2 and the valence band of MoS2. Because of the much smaller 
bandgap of WTe2, thermionic emission in the conduction band of WTe2 dominates. For n-type 
transistor operation in Fig. 3(b), the WTe2 layer, which is grounded, acts as the source, whose 
Fermi level remains relatively constant to its conduction band edge. As a result, the minimal 
leakage current is insensitive to the applied drain voltage on MoS2. For p-type transistor 
operation, the drain voltage is applied on the WTe2 layer and as the drain voltage increases, the 
WTe2 Fermi level moves closer to the conduction band edge, which results in an increase of the 
minimal leakage current, as shown in Fig. 3(a). 
Tunneling barrier material layers, such as layers of BN or MoS2, were inserted between the 
source and drain graphene contact layers in previously studied tunneling FETs [2-6, 8]. However, 
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the tunneling layer, which is necessary to reduce the leakage current when graphene or metal 
source and drain contacts are used, restricts the on-current performance. Furthermore, the output 
I-V characteristics do not saturate, which severely limits the potential application in digital and 
analog electronics. By using a gated semiconductor PN heterojunction, no tunneling barrier layer 
is needed in the modeled transistor, resulting in a larger on-current. Furthermore, the output I-V 
characteristics of the heterojunction FETs show excellent saturation behavior as shown in Fig. 
4(a). The saturation of the drain current can be explained by drain-induced depletion of the drain 
monolayer. As shown in Fig. 4(b), when the drain voltage increases, its Fermi level moves into 
the bandgap region, and the drain layer becomes depleted. The charge density and band edge in 
the drain monolayer are insensitive to further increase of the drain voltage, and the source-drain 
current saturates.  
The above I-V characteristics are calculated based on Eq. (6), without considering bandgap 
states. What if the interlayer scattering potential is wavevector dependent and bandgap states are 
induced by broadening? To include these effects, we compute the device I-V characteristics 
using Eq. (1), with the wavevector dependent matrix element described in Eq. (9) and broadened 
spectral function described in Eq. (10). While the qualitative conclusions of both n-type and p-
type operations, as well as saturation of the output I-V characteristics, remain the same, the 
bandgap states due to broadening have a considerable effect on the off-current and the 
subthreshold slope. As shown in Fig. 5, the off-current increases proportionally with the 
broadening due to the bandgap states, and the current above the threshold is insensitive to a small 
value of broadening. The subthreshold slope could still be below the thermionic limit if the 
broadening is small. The leakage current, however, is limited by the bandgap states. 
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In summary, electrostatic modulability of a monolayer vertical heterojunction is 
advantageous for monolayer heterojunction transistors. Properly chosen 2D monolayer materials 
can form type II heterojunction band alignment, which blocks the source-drain current by the 
semiconductor bandgaps at the off state, and electrostatic gating could lead to broken bandgap 
alignment at the on state.  The atomic layer structure ensures that all atoms at the interface are 
efficiently modulated by electrostatic gating. A double gate configuration allows both n-type and 
p-type operations by using one of the two gates as the switching gate. The output I-V 
characteristics saturate due to drain induced depletion of the monolayer. 
The authors are indebted to Prof. P. Kim of Columbia University for extensive technical 
discussions. This works was supported by NSF.  
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FIGURES 
Figure 1. (a) Modeled device structure. A double gated vertical monolayer WTe2-MoS2 
heterojunction. The gate insulator has a thickness of tox=3nm and a dielectric constant of κ=20. 
The work function of both gates is assumed to be Φ = 4.3ܸ݁. (b) The band alignment of a 
WTe2-MoS2 monolayer heterojunction in absence of gating.  
Figure 2. The band profile at (a) the off state, ஻ܸீ = 0ܸ, and (b) the on state ஻ܸீ = 0.3ܸ. The 
top gate voltage is fixed at ்ܸ ீ = −0.5ܸ  and the bottom gate voltage is varied, which 
corresponds to n-type operation. The WTe2 is grounded with ܧி௧ = 0 and the MoS2 layer has an 
applied drain voltage VD=0.3eV, which results in ܧி௕ = −0.3ܸ݁. The modeled device is shown 
in Fig. 1(a). 
Figure 3. (a) ID vs. VTG characteristics at different VD (from -0.05V to -0.3V at -0.05V/step) when 
the top gate acts as the switching gate. The bottom gate voltage is fixed at ஻ܸீ = 0.3ܸ. The 
transistor operates as a p-type FET, in which the source (MoS2 layer) is grounded. (b) ID vs. VBG 
characteristics at different VD (from 0.05V to 0.3V at 0.05V/step) when the bottom gate acts as 
the switching gate. The top gate voltage is fixed at ்ܸ ீ = −0.5ܸ. The transistor operates as an n-
type FET, in which the source (WTe2 layer) is grounded. The current is computed using Eq. (6) 
with interlayer transport time ߬௧ = 10݌ݏ , which results in a matrix element of ܯ଴ଶܵ ≈
5.0ܸ݉݁ଶ݊݉ଶ. 
Figure 4. Saturation of output I-V characteristics: (a) ID vs. VD characteristics at different bottom 
gate voltages VBG (from 0.05V to 0.3V at 0.05V/step) in n-type operation. The top gate voltage is 
fixed at ்ܸ ீ = −0.5ܸ. (b) Bandprofile at VD= 0.3V. The top gate voltage is ்ܸ ீ = −0.5ܸ and 
the bottom gate voltage is ஻ܸீ = 0.3ܸ. As the drain voltage increases, the drain Fermi level 
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moves into the bandgap, which results in full depletion of the MoS2 layer and saturation of the 
source-drain current. The current is computed using Eq. (6) with ߬௧ = 10݌ݏ, which results in a 
matrix element ܯ଴ଶܵ ≈ 5.0ܸ݉݁ଶ݊݉ଶ. 
Figure 5. ID vs.VBG characteristics at T=300K in the presence of broadening induced bandgap 
states and momentum-dependent interlayer scattering potential. The parameters used for the 
interlayer scattering potential is |ܯ଴଴| = 0.2ܸ݉݁ and ܮ௖ = 20݊݉, and the broadening is ߟ = 0.1 
meV (blue solid), 1meV (red dotted) and 5meV (green dashed) for both the top and bottom 
layers. The reference line of 60mV/dec is also shown. The top gate voltage is fixed at ்ܸ ீ =
−0.5ܸ, and the drain voltage is VD=0.3V. 
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